Abstract: A differential pair-based, high-performance, first-generation current conveyor is proposed. The proposed circuit is laid out using the Mentor Graphics IC Station layout editor. The performance characteristics have been determined from HSpice postlayout simulations using the Austria Mikro Systeme 0.35 µ m, 3.3 V process parameters.
Introduction
So far, many new or modified versions of active elements have been presented that are suitable for simpler analog filter circuit implementations. The operational transconductance amplifier [1] , current conveyor [2] , differential difference current conveyors [3] , differential voltage current conveyor [4] , current differencing buffered amplifier [5] , fully differential current conveyor [6] , dual-X current conveyor [7] , and current differencing transconductance amplifier [8] are some examples. These works show alternatives to the operational amplifiers that are dominant and widely used in technical literature and in industry. The current conveyor has received considerable attention due to its larger dynamic range and wider bandwidth (BW). The symbols and the port equations of the active devices mentioned here are given in Table 1 .
All-pass filters modify the phase while keeping the signal amplitude constant, and therefore they can correct the phase shifts caused by analog filtering operations. In the literature, using a single current conveyor, several first-order voltage-mode (VM) all-pass filters were proposed [9] [10] [11] [12] [13] [14] [15] . For example, the circuit in [13] has the inconvenience of using 3 resistors and a floating capacitor. Some circuits in [10] , [11] , and [14] use 2 resistors, a floating capacitor, and a second-generation current conveyor (CCII). The circuits in [9] and [12] and some circuits in [15] have the advantage of employing a grounded capacitor. Likewise, there are 2 resistors in the circuit in [12] and there are 3 resistors in the circuits in [9] and [15] . Recently, Maheshwari [16, 17] presented VM all-pass filter examples using differential voltage current conveyors. However, VM all-pass filter designs with modified versions of the current conveyors are not adequately emphasized. This paper attracts attention to the benefits of using the modified current conveyors as active elements.
It is well known that floating capacitors can be realized if the integrated circuit (IC) process offers 2 poly layers. Furthermore, it should be noted that grounded IC capacitors that permit easy implementation with standard CMOS or BiCMOS processes have less parasitics compared to their floating counterparts. This is important from a performance point of view. This paper is organized as follows. First, a novel differential pair-based, high-performance, and wideband CMOS first-generation current conveyor (CCI) is proposed. Second, a VM first-order all-pass filter that is based on the CCI is proposed, employing a reduced number of components and a floating capacitor. Next, it is shown that redesigning this circuit with a modified current conveyor provides another all-pass filter possibility with a grounded capacitor, using 2 resistors as in [12] . This illustrates that improved designs may be possible by redesigning previous circuits with modified current conveyors.
Standard and modified CCI
The circuit structure of the CCI is very similar to that of the CCII [18] . The circuit symbol of the CCI [19] is shown in Figure 1 , and it can be characterized with the following port equations:
Here, k represents the current transfer ratio between the X and Z terminals. The sign of k , plus or minus, denotes a positive type (CCI +) or negative type (CCI-), respectively [20] . 
The proposed CMOS CCI
The structure of the proposed circuit, given in Figure 2a , is composed of the following 2 stages: a differential pair-based voltage follower with large voltage swings on ports X and Y and a current follower that is based on 2 simple current mirror pairs [21] . The proposed CCI is laid out using the Mentor Graphics IC Station layout editor, using the Austria Mikro Systeme (AMS) 0.35 µ m process parameters. The layout of the CCI is given in Figure 2b . The aspect ratios are given in M 12 are connected to form source followers in order to reduce the impedance value on port X. The ideal voltage follower circuit has infinite input impedance, zero output impedance, unity voltage gain, and rail-to-rail voltage swings at the input and output ports. With the assumption that all of the transistors are perfectly matched and each transistor operates in the saturation region, the proposed voltage follower circuit has a very high input impedance at port Y, very low output impedance at port X, a voltage transfer gain that is very close to unity, and high voltage swings (very close to supply rails) at ports X and Y. M 5 and M 18 are mirror transistors to copy the current flowing through port X to port Z. 
The β parameter of the voltage follower stage can be easily derived and it is equal to:
Transistors with large output resistances are required to obtain a β value dependent only on the input pair transconductance ratios. The β parameter is given by the transconductance ratios of the input transistors, and so it is very close to the ideal unity gain value. If we consider the differential pair having the same small signal parameters (equal r o values), the resistance seen on port X can be calculated as follows:
Similarly, the operation of the current follower stage can be explained as follows. The current mirrors M 5 -M 6 and M 18 -M 19 have unity gains and they are used to sense the current flowing through port X and to mirror it to the high impedance port Z. The ideal current follower circuit has a zero input impedance, infinite output impedance, and unity current gain [18] . With the assumption that all of the transistors are perfectly matched, each transistor operates in the saturation region and the current mirror pairs have unity gain; the proposed current follower circuit has a very low input impedance value at port X, which is calculated as in Eq. (3), a very high output impedance value at port Z, and a current transfer gain that is very close to unity. The α parameter of the current follower stage can be easily derived and it is equal to:
If the load impedance connected to high impedance port Z is negligible with respect to the transistor output resistances, the α parameter can be given by the transconductance ratios of the current mirror transistors and it is very close to the ideal unity gain value. The equivalent resistance seen at port Z can be calculated as:
The γ parameter of the current follower that copies the current flowing through port X to port Y is equal to:
The current mirrors M 5 , M 20 , and M 18 , M 21 have unity gains and they are used to sense the current flowing through port X and to mirror it to the high impedance port Y. The modified CCI, shown in Figure 3a , is obtained by using the cross-coupled current mirror pairs, which copy the current of port X to port Z with a gain of -2. The gain of 2 is obtained by doubling the aspect ratios of M 6 and M 19 . All of the port impedance values and the voltage gain equations remain unchanged except for the current gain value. The layout of the proposed circuit is given in Figure 3b . The α parameter of the modified CCI is equal to:
The translinear loop-based CMOS CCI [22] is given in Figure 4 . The impedance value on port X is approximately:
To achieve a low impedance value on port X, large aspect ratios or high biasing currents must be used for transistors M 3 and M 4 . When compared to the proposed CCI, the class AB CCI has a very high impedance value on port X. Moreover, another disadvantage of the class AB CMOS CCI is the signal swing on port X. Although the proposed CCI has a high voltage swing due to the differential pair-based input stage, the voltage swing of the circuit in [22] has a limited value, which can be calculated approximately as:
The proposed circuit is also compared to the CCI in [20] and it is shown that the proposed circuit has superior performance compared to the previously designed CCI [20] in terms of the power dissipation, layout area, voltage swing on port X, and the current transfer BWs on ports Y and Z. 
Procedure for grounded capacitor all-pass filter design using the modified current conveyors
A first-order all-pass transfer function is in the form of:
where K is the gain constant and its sign determines whether the phase shifting is from 0 to π or from π to 0, and τ is the time constant. The first proposed circuit shown in Figure 5a [23] that uses a standard CCI + with k = 1 has a transfer function of:
The filter in Figure 5a is used as an example circuit for providing an all-pass filter possibility with a grounded capacitor due the use of a modified current conveyor as explained below:
Step 1. R 2 and C are exchanged.
Step 2. The current conveyor is replaced with a modified current conveyor with an arbitrary gain value of k. The transfer function then becomes:
Step 3. Eq. (12) provides an all-pass transfer function for k = -2 and for the resistor matching condition of R 1 = 2R 2 = 2R. The minus and plus signs of k denote, respectively, the negative and positive type of CCI. As a result, the all-pass filter in Figure 5b is obtained using the MCCI-implementation in Figure 3 . The gain value of 2 is provided by doubling the widths of M 6 and M 19 . Figure 5 . The proposed all-pass filters: a) first proposed all-pass filter using a standard CCI + , b) second proposed all-pass filter with a grounded capacitor that is obtained by redesigning a former circuit with a modified current conveyor.
When the component matching conditions, R 1 = R 2 = R for the circuit in Figure 5a and R 1 = 2R 2 = 2R for the circuit in Figure 5b , are fulfilled, Eqs. (11) and (12) both give the same transfer function as:
Note that having identical transfer functions, the filter circuit in Figure 5b has the advantage of using a grounded capacitor. For this reason, our attention is focused on this filter circuit. Considering the active element nonidealities, the terminal relation of the CCI can be given as follows:
where α ≈ 1, β ≈ 1, and γ ≈ 1 represent the nonidealities in the current and voltage gains of the current conveyor. The nonideal transfer function of the proposed circuit in Figure 5b for k = -2 and R 1 = 2R 2 = 2R can be given as follows:
Simulation results
The characteristics of the CMOS CCI circuit have been determined from HSpice postlayout simulations using the AMS 0.35 µ m, 3.3 V process parameters. During the simulations, ±1.65 V supply voltages and a 25 µ A biasing current are used. The biasing current is kept small in order to have a small power dissipation. The aspect ratios of the transistors are given in Table 2 . Small-size transistors are preferred to have less parasitics, and as a result, a high BW and small layout area. For the circuit in Figure 2a , A 472 MHz current transfer BW from port X to port Z and a 532 MHz current transfer BW from port X to port Y are obtained. The voltage transfer BW is 556 MHz. The BWs of the voltage and current followers will be higher if the biasing current is increased. The variation of the port X impedance magnitude with the frequency is shown in Figure 8 . The value of the resistance at port X is 101 Ω . The total power consumption is about 1.12 mW with a layout area of 0.057 × 0.072 mm 2 . Small-size transistors allow us to have a small size layout area. The postlayout simulation results for both the CCI and the modified CCI are given in Table 3 . To verify the theoretical analyses, we perform HSpice postlayout simulations for the filter circuit in Figure 5b , with the MCCI-implementation in Figure 3a . The proposed filter circuit is designed with the passive element values R 1 = 6 k Ω , R 2 = 3 kΩ and C = 100 pF to obtain a first-order all-pass filter with a pole frequency of f 0 ≈ 550 kHz. The theoretical and simulation results of the gain and phase responses are depicted in Figure 9 . To illustrate the time-domain performance, transient analysis is performed to evaluate the voltage swing capability and phase errors at the output of the filter. A sine wave with an amplitude peak-to-peak of V pp = 1 V and a frequency of f = 220 kHz is applied to the input of the filter constructed with the above-mentioned passive element values. This results in a 130 ns time delay at the output of the filter corresponding to a 43.7
• phase shift that is very close to the theoretical value (45 • ). The results are also shown in Figure 10 . 
Experimental results
To verify the theoretical results, the filter circuit in Figure 5b is also tested experimentally. The MCCI-is realized using 3 operational amplifiers and 11 resistances, as described in [24, 25] . The filter circuit is designed with the passive element values of R 1 = 600 Ω, R 2 = 300 Ω, and C = 82 nF to obtain a first-order all-pass filter with a pole frequency of f 0 ≈ 6.47 kHz. A sine wave with an amplitude peak to peak of V pp = 0.5 V with different frequency values is applied to the input of the filter circuit to obtain the phase vs. frequency plot at the output. The ideal and experimental results of the phase responses are depicted in Figure 11 . In Figure  12 , the sinusoidal input and output waveforms are given, respectively, for an input voltage of f 0 ≈ 6.5 kHz. The experimental results are found to be in good agreement with the theoretical results. Small deviations from the ideal results stem from the tolerances of the passive elements, nonidealities of the active elements, and the parasitics of the test environment. • phase shift for an input voltage of f ≈ 6.5 kHz.
Conclusion
In this paper, a high-performance CMOS CCI circuit was proposed that is based on differential pairs. The proposed circuit has very high voltage swings on ports X and Y, a very small impedance value on port X, high impedance values on ports Y and Z, and high-valued current and voltage transfer BWs. A novel VM all-pass filter was proposed using a reduced number of passive elements and a single standard CCI. We then presented a procedure and showed that it is possible to convert this circuit into another all-pass filter using a modified current conveyor, such that a grounded capacitor is employed instead a floating one. Therefore, this paper suggests that it might be worth revisiting some of the previous filters in the literature to check whether redesigning them with modified current conveyors provides any additional features. Moreover, attention is attracted to the modified versions of the standard current conveyors that can be preferred over other types of current conveyors with a larger number of transistors.
